

WHAT IS CLAIMED IS:

1           1.    A control circuit within a UART, comprising:  
2                    an input for receiving a half duplex mode enable  
3           signal, which half duplex mode enable signal causes said UART  
4           to operate in a half duplex mode of operation and in a full  
5           duplex mode of operation;  
6                    at least one input for receiving at least one signal  
7           indicating whether there is data for the UART to transmit; and  
8                    circuitry for disabling a receiver port of said  
9           UART, which circuitry is coupled to said input for receiving  
10          said half duplex mode enable signal, which circuitry is also  
11          coupled to said at least one input for receiving at least one  
12          signal, and which circuitry also has an output coupled to said  
13          receiver port of said UART to enable said receiver port to  
14          receive.

1           2.    The UART control circuit of claim 1, wherein said at  
2           least one input includes an input from a FIFO register set for  
3           carrying a FIFO empty signal received indicating that there is  
4           no data in the FIFO register set for transmission by the UART.

1           3.    The UART control circuit of claim 2, wherein said  
2           output only enables said receiver of said UART to receive

3 whenever a half duplex mode enable signal is not received and  
4 whenever a half duplex mode enable signal is received and said  
5 FIFO empty signal received from said FIFO register set  
6 indicates that there is no data in the FIFO for transmission.

1 4. The UART control circuit of claim 3, wherein said at  
2 least one input also includes an input from a data store for  
3 carrying a data store empty signal indicating that there is no  
4 data within said data store for transmission by the UART.

1 5. A UART control circuit of claim 4, wherein said  
2 output only enables said receiver of said UART whenever said  
3 half duplex mode enable signal is not received and whenever  
4 said half duplex mode signal is received, and said FIFO empty  
5 signal from said FIFO register set indicates that there is no  
6 data in the FIFO register set and whenever said FIFO empty  
7 signal received from the data store indicates that there is no  
8 data in the data store for transmission by the UART.

1 6. The UART control circuit of claim 5 which further  
2 comprises an input from a processing unit indicating whether  
3 a UART receiver enable flag has been set wherein said UART  
4 control circuit output only enables said receiver whenever

5 said input from said processing unit indicates that said UART  
6 receiver enable flag has been set.

1     ✓ 7. A UART for single channel communications,  
2 comprising:

3             a transmission data store coupled to receive data  
4 for an external source, which transmission data store is for  
5 storing data for transmission by said UART as a signal;

6             a transmitter port for transmitting signals;

7             a transmission data register set for temporarily  
8 holding up to a predefined amount of data for transmission by  
9 said transmitter port, which transmission data register set is  
10 coupled to receive data from said transmission data store and  
11 is coupled to transmit data to said transmitter port;

12             a receiver port for receiving transmitted signals;

13             a receiver data store coupled to said receiver port  
14 to receive data representation of said received transmitted  
15 signals;

16             a processor unit for controlling UART operations;

17 and

18             a logic unit coupled to said receiver port and to  
19 said transmission data store and transmission data register

20 set for enabling and disabling said receiver port at select  
21 times.

1 8. The UART of claim 7 wherein said logic unit further  
2 includes an input for receiving a half duplex mode enable  
3 signal, which input is coupled to an external device.

1 9. The UART of claim 8 which further includes an input  
2 for receiving a UART receiver enable flag, which input is  
3 coupled to said processing unit.

1 ✓ 10. A method, in a UART which includes a data store for  
2 transmitting the FIFO, a transmitter, a receiver, a data store  
3 for receiving, data input and output lines, and an input for  
4 controlling mode, the method comprising the steps of:

5 determining if said input for controlling mode of  
6 operation specifies a half duplex mode of operation;

7 determining if said transmitter FIFO is empty;

8 determining if said transmit data store is empty;

9 enabling said receiver to receiver if said half  
10 duplex enable mode is being specified and if said transmit  
11 FIFO and data store are both empty;

12                   and enabling said receiver to receive if said half  
13 duplex mode of operation is not being specified; and  
14                   disabling said receiver when said half duplex mode  
15 is being specified and said transmit FIFO is not empty and  
16 disabling said receiver when said half duplex enable mode is  
17 being specified and said data store is not empty.

add  
A1